sig
val
add :
Cil_types
.builtin_logic_info
->
unit
val
init : unit
->
unit
->
unit
end