9.0 Statistical Model Reference guide
ΒΆ
9.1 Introduction
9.2 Model Usage and Syntax
9.2.1 Library invocation
9.2.2 Transistor declaration
9.2.3 Switch definitions
9.3 Statistical MOSFETs Modeling Results
9.3.1 3.3V NMOS and PMOS PROCESS MC
9.3.2 6V NMOS and PMOS PROCESS MC
9.3.3 3.3V SAB NMOS and SAB PMOS PROCESS MC
9.3.4 6V SAB NMOS and SAB PMOS PROCESS MC
9.4 Mismatch MOSFET Modeling Results
9.4.1 3.3V NMOS and PMOS mismatch verification plots
9.4.2 6V NMOS and PMOS mismatch verification plots
9.5 Mismatch Resistor Modeling Results
9.6 Mismatch BJT Modeling Results
GlobalFoundries GF180MCU PDK
Navigation
Digital Libraries
Custom Design
Electrical Specifications
Interconnect Specifications
Model Parameters
FAB3E Spice Model For 0.18um 3.3v/6v High Voltage MCU Process
1.0 Introduction
2.0 MOSFET Models
3.0 Diode Models
4.0 Resistor Models
5.0 BJT Models
6.0 MOSCAP Capacitor Models
7.0 MIM Capacitor Models
8.0 Model to Hardware Correlation
9.0 Statistical Model Reference guide
9.1 Introduction
9.2 Model Usage and Syntax
9.3 Statistical MOSFETs Modeling Results
9.4 Mismatch MOSFET Modeling Results
9.5 Mismatch Resistor Modeling Results
9.6 Mismatch BJT Modeling Results
FAB3E Spice Model For 0.18um 10v High Voltage MCU Process
IPs / Macros
Physical Verification
Versioning Information
Naming
How to Contribute
Google Open Source Community Guidelines
Google maintained open source PDKs
Resources
Related Topics
Documentation overview
Custom Design
Model Parameters
FAB3E Spice Model For 0.18um 3.3v/6v High Voltage MCU Process
Previous:
8.3 Diodes
Next:
9.1 Introduction
Quick search