12.0 Scribe Line & Guard Ring Rules And Guidelines
ΒΆ
12.1 Scribe Lines
12.2 Six Metal Scribe Line Guard Ring Structure
12.3 Placement and Electrical Connection of Guard Ring
12.3.1 Guard ring spacing to any other circuits
12.3.2 Guard ring and Vss bus
12.3.3 Used with Down Bond Chip
12.4 Guard Ring design rule check
GlobalFoundries GF180MCU PDK
Navigation
Digital Libraries
Custom Design
IPs / Macros
Physical Verification
Design Manual
1.0 Purpose
2.0 Scope
3.0 Layout Information
4.0 Topological Level Definitions
5.0 DFM (Design For Manufacturability) Guidelines
6.0 Essential Tapeout Checklist
7.0 Layout Rule Description
8.0 Antenna Ratio Rules
9.0 Bond Pad
10.0 Analog Device Related Rules
11.0 SRAM Core Cells
12.0 Scribe Line & Guard Ring Rules And Guidelines
12.1 Scribe Lines
12.2 Six Metal Scribe Line Guard Ring Structure
12.3 Placement and Electrical Connection of Guard Ring
12.4 Guard Ring design rule check
13.0 Dummy Fill Rules And Guidelines
14.0 Reliability Related Rules And Guidelines
Appendix A: Device List for Model and LVS Deck
Appendix B: Rules not coded
Versioning Information
Naming
How to Contribute
Google Open Source Community Guidelines
Google maintained open source PDKs
Resources
Related Topics
Documentation overview
Physical Verification
Design Manual
Previous:
11.2 3.3V SRAM
Next:
12.1 Scribe Lines
Quick search