Module Layout.RW

module RW: sig .. end

Read-Write access


val default : unit -> bool
val merge : bool -> bool -> bool